Thesis

AN EFFICIENT MULTI CHANNEL, 0.2 nJ/bit TRANSMITTER WITH TUNING FOR
PROCESS VARIATION FOR BIOMEDICAL TELEMETRY IN THE MEDRADIO BAND OF
401-457 MHz

Submitted by
Abhiram Reddy Gundla
Department of Electrical and Computer Engineering

In partial fulfillment of the requirements
For the Degree of Master of Science
Colorado State University
Fort Collins, Colorado
Spring 2016

Master’s Committee:
Advisor: Tom Chen
George Collins
Chuck Henry
Abstract

An Efficient Multi Channel, 0.2 nJ/bit Transmitter with Tuning for Process Variation for Biomedical Telemetry in the MedRadio Band of 401-457 MHz

With the increasing applications of bio-integrated telemetric systems, there is a growing demand for wireless transceivers in these systems to interface with the outside world. The use of wireless transceivers is desirable because they allow complete untethering of medical devices from patients. Applications of the medical devices that have transceivers may include, but not limited to, neuro-prosthetics for stimulation, sensing vital signs, wireless monitoring of neuro chemicals in the brain, wireless endoscopy, and remote medical diagnosis and therapy. The implantable medical devices to introduce impulses to the central nervous system to treat the diseases efficiently and/or to provide relief to pain are usually in the medical implantable communication services band of 401-406 MHz. The spectrum of 401-457 MHz band is called medical device radio communications service (MedRadio) band, was allocated by FCC on secondary basis.

There exists various transmitter designs for the MedRadio band aimed at high energy efficiency (i.e low energy per bit transmitted), as low as 0.16 nJ/bit. A few designs are targeted to work at high dc power transmission efficiency, as high as 22%. But, the existing designs fail to be truly MedRadio-standard complaint with short-comings either in terms of not using all the channels in the MedRadio band, low transmitter efficiency, or low output power emitted. The search for better designs of transmitters that can utilize all the channels with high transmission efficiency and high emitted output power continues.
This thesis proposes an efficient multichannel transmitter circuit design in the MedRadio band at 401-457 MHz. The transmitter circuit consists of a multichannel phase locked loop (PLL) with rail to rail quadrature output voltage controlled oscillator (VCO), a low power digital synchronous programmable integer N-divider, bang bang Phase frequency detector (PFD), charge pump and a 3rd order loop filter, a passive mixer and a power amplifier (PA). The VCO of the transmitter is designed to account for process variation. The proposed transmitter uses quadrature phase shift keying (QPSK) modulation scheme to transmit data. The power consumption of the transmitter is 460 μW at the power supply voltage of 1.2 V, and consumes only 0.2 nJ of energy for every bit transmitted in the MedRadio band. The output power emitted by the power amplifier of the transmitter is -10.8 dBm. The transmitter is able to hop through all the 10 channels of 300 kHz bandwidth of each from 402 to 405 MHz, all the 4 channels of 6 MHz bandwidth of each from 413 to 457 MHz. The overall global efficiency of the transmitter is 13.9%. The proposed transmitter meets all the FCC requirements for the MedRadio band. This proposed work is implemented in a 180 nm CMOS process.

The proposed transmitter working in the MedRadio band consumes only 0.2 nJ/bit compared to 0.65 nJ/bit of the only other MedRadio-band compliant design. The transmitter energy consumption is low at 460 μW and efficiency is high at 13.9% when compared to mW energy consumption and single-digit efficiency achieved by existing designs.
I would like to thank Dr. Tom Chen for the confidence in me and advising my thesis. I learned all the concepts of Digital and Analog Integrated Circuit (IC) Design from him. I would also like to thank Dr. George Collins and Dr. Chuck Henry for serving on my committee. I would like to thank Dr. Hugh Grinolds for teaching RFIC design. I would like to thank Electrical and Computer Engineering Department at Colorado State University-Fort Collins for providing me with this opportunity.

I would like to thank Tucker Kern, William Wilson and kristy scholfield, previous master graduate students of the VLSI System Architecture Laboratory for helping me in navigating through different cadence related issues. This thesis is typeset in Latex using a class created by Leif Anderson.

A special thanks to my parents, sister and friends for providing me constant support through out my life. This would not have been possible without all of you.

This thesis is typset in \LaTeX using a document class designed by Leif Anderson.
# Table of Contents

Abstract ............................................................................................................. ii

Acknowledgements ............................................................................................. iv

List of Tables ....................................................................................................... vii

List of Figures .................................................................................................... ix

Chapter 1. Introduction ....................................................................................... 1
  1.1. Bioelectronics and Biosensors ................................................................. 1
  1.2. Medical Device Radio Communications Service Band ............................... 3
  1.3. Contributions of This Thesis ........................................................................ 4

Chapter 2. Existing Transmitter Designs ............................................................ 7
  2.1. Transmitters without Phase Locked Loops ............................................... 7
  2.2. Transmitters with Phase Locked Loops .................................................... 8

Chapter 3. Transmitter Design .......................................................................... 11
  3.1. Phase Locked Loop ..................................................................................... 12
  3.2. Synchronous Pulse Swallow Divider ....................................................... 20
  3.3. Voltage Controlled Oscillator ................................................................. 34
  3.4. Modulation Scheme and Passive Mixer .................................................... 40
  3.5. Power Amplifier ....................................................................................... 42

Chapter 4. Silicon Implementation and Simulation Results ............................... 48
  4.1. Silicon Implementation ............................................................................. 48
  4.2. Simulation Results .................................................................................... 58
## List of Tables

1.1 Allowed FCC Bands .......................................................... 5

3.1 Loop filter values ......................................................... 19

3.2 States of 5/6 divider of DMP with MC=1 ........................... 22

3.3 States of 5/6 divider of DMP with MC=0 ........................... 23

3.4 Characteristic equation of D flip-flop ............................... 25

3.5 Characteristic equation of T flip-flop ............................... 25

3.6 Binary values of P and S for different output Frequencies with Fref=150 kHz ..... 29

3.7 Division ratio D for different output Frequencies with Fref=100 kHz .............. 30

3.8 Divider Design Comparison ............................................. 33

3.9 Bond wire and Bond pad parasitics ..................................... 43

3.10 Comparison of parameters for different Vdd ........................... 47

3.11 Summary of the PLL ...................................................... 47

4.1 Standard Cell Library gates and sizes .................................. 49

4.2 Power breakdown of the different components of the transmitter working in the MICS band of 401-406 MHz .............................................. 65

4.3 Power breakdown of the different components of the transmitter working in MMNs band of 413-457 MHz .............................................. 66

6.1 PLL Design Comparison .................................................. 74

6.2 Comparison of Transmitter Design including PLLs in the MICS band .......... 76

6.3 Comparison of Transmitter Design without PLLs in the MICS band ............ 77
6.4 Comparison of Transmitter Design in the MedRadio band ................. 79

A.1 Parameters of the PLL ................................................................. 87

B.1 Matching Network Variables ..................................................... 90
List of Figures

1.1 Top-level schematic ................................................. 6
3.1 Transmitter block diagram ........................................ 11
3.2 Architecture of PLL .............................................. 12
3.3 Phase frequency Detector ....................................... 13
3.4 State Diagram of PFD ............................................ 14
3.5 Phase frequency Detector output when $F_{\text{ref}}$ lagging $F_{\text{fb}}$ ........................................ 14
3.6 Phase frequency Detector output when $F_{\text{ref}}$ leading $F_{\text{fb}}$ ........................................ 15
3.7 Schematic of the Charge Pump .................................. 16
3.8 Charge pump output when $F_{\text{ref}}$ leads $F_{\text{fb}}$ ............... 17
3.9 Charge pump output when $F_{\text{ref}}$ lags $F_{\text{fb}}$ ................. 17
3.10 A 3rd order loop filter ....................................... 19
3.11 Loop filter output waveform ................................... 20
3.12 Block diagram of Pulse Swallow counter .................... 21
3.13 Circuit Schematic of the DMP divider ....................... 22
3.14 DMP 20/21 output with MC=0 .................................. 23
3.15 DMP 20/21 output with MC=1 .................................. 24
3.16 Circuit Schematic of the TSPC D flip-flop .................... 24
3.17 Circuit Schematic of the Program Counter ................. 26
3.18 Circuit Schematic of the TFF using D flip-flop ............... 26
3.19 Output of the program counter ............................... 27
<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.2</td>
<td>Layout of the TSPC D flip-flop</td>
<td>50</td>
</tr>
<tr>
<td>4.3</td>
<td>Layout of the Dual Modulus Prescalar</td>
<td>50</td>
</tr>
<tr>
<td>4.4</td>
<td>Layout of the Program Counter</td>
<td>51</td>
</tr>
<tr>
<td>4.5</td>
<td>Layout of the Swallow Counter</td>
<td>52</td>
</tr>
<tr>
<td>4.6</td>
<td>Layout of the Pulse Swallow Counter</td>
<td>53</td>
</tr>
<tr>
<td>4.7</td>
<td>Layout of the VCO</td>
<td>54</td>
</tr>
<tr>
<td>4.8</td>
<td>Layout of the Capacitive bank</td>
<td>54</td>
</tr>
<tr>
<td>4.9</td>
<td>Layout of the Buffers, the Mixer and the Power Amplifier</td>
<td>55</td>
</tr>
<tr>
<td>4.10</td>
<td>Layout of the loop filter</td>
<td>56</td>
</tr>
<tr>
<td>4.11</td>
<td>Layout of the Charge Pump</td>
<td>56</td>
</tr>
<tr>
<td>4.12</td>
<td>Layout of the Transmitter</td>
<td>57</td>
</tr>
<tr>
<td>4.13</td>
<td>Spectrum of output of the PLL for schematic netlist</td>
<td>59</td>
</tr>
<tr>
<td>4.14</td>
<td>Spectrum of output of the PLL for extracted layout netlist</td>
<td>59</td>
</tr>
<tr>
<td>4.15</td>
<td>Control voltage ($V_{ctrl}$) settling at various temperatures for same D</td>
<td>60</td>
</tr>
<tr>
<td>4.16</td>
<td>Spectrum of the frequency synthesizer after change in temperature for same D</td>
<td>61</td>
</tr>
<tr>
<td>4.17</td>
<td>Control voltage ($V_{ctrl}$) settling at different D for a step size of two</td>
<td>61</td>
</tr>
<tr>
<td>4.18</td>
<td>Control voltage ($V_{ctrl}$) settling at different D for a step size greater than one</td>
<td>62</td>
</tr>
<tr>
<td>4.19</td>
<td>Output waveform at the antenna</td>
<td>63</td>
</tr>
<tr>
<td>4.20</td>
<td>Spectrum of output at the antenna</td>
<td>64</td>
</tr>
<tr>
<td>4.21</td>
<td>Spectrum of output at the antenna for the channel 451-457 MHz of the MMNs</td>
<td>66</td>
</tr>
<tr>
<td>5.1</td>
<td>Airpack with MSP430G2553</td>
<td>67</td>
</tr>
</tbody>
</table>
5.2  MSP430 launchpad board form Texas Instruments ............................... 68
5.3  Spectrum of A110LR09C captured from the RSA6100A ......................... 69
5.4  CC3200 board form Texas Instruments with Anaren booster pack .......... 69
5.5  The web page display for the capacitive biosensor ............................... 70
5.6  The mobile web page display for the capacitive biosensor ..................... 71
5.7  Saving data on to a computer with time stamp .................................. 72
B.1  Matching network ............................................................................. 91
D.1  Setup for PSS Analysis ................................................................. 96
D.2  Setup for Pnoise Analysis ............................................................... 97
D.3  Settings for VCO simulation ............................................................ 97
D.4  Settings for VCO simulation ............................................................ 98
D.5  PSS simulation output window ....................................................... 98
D.6  Pnoise simulation output window .................................................... 99
CHAPTER 1

INTRODUCTION

Research in bioelectronics and biosensors is taking precedence nowadays. The reasons can be attributed to the rapid growing age of the large demographic population in the world, to provide point of care to the patients and to make the diagnosis and treatment with ease and much faster. The importance of bioelectronics and biosensors is ever growing with the emerging technologies and new discoveries. Hence the medical device radio communications service band, the medical network, and the medical devices are constantly evolving to meet the demands and make use of new technologies and discoveries.

This thesis discusses one such effort to meet the demands of wireless data transfer of implantable medical devices with design of an efficient and a low power transmitter in the MedRadio band of 401-457 MHz and a prototype for body wearable device connected to internet using off the shelf boards and ICs.

1.1. BIOELECTRONICS AND BIOSENSORS

Bioelectronics is a field of science that applies electronic hardware to the biology, medicine, and health. One of the goals of bioelectronics is to be able to implant a wireless device inside the human body with as minimum invasive process as possible. One such effort is described in [1] using electronics to interact with nerve cells. A nerve is macroscopic cord like structure of the body, comprising a collection of nerve fibers that convey impulses between a part of the central nervous system and some other body region. A peripheral nerve is a collection of nerve fibers that are between brain and the spinal cord. Research is going on to interface devices with the nerves [2]. The bio-sensors are used to detect impulse pattern of nerves and convert them to processable electrical signals. Once we are able to know the impulse pattern
of the different organs using the implantable devices connected to the organs or nerves. We can distinguish and categorize the disease cells using signature impulses patterns of various cells.

Now researching is going on in the field of impedance spectroscopy [3, 4] to determine the impedance signature of the healthy cells and infected cells. This also helps us in determining the extent of damage done to cells in the body.

These new discoveries in the field of science will enable us to detect the symptoms of diseases at an early stage. Doctors can then make an informed decision, since this gives them an accurate information of the diagnosis. This empowers the doctors to treat the diseases with a rapid pace, when compared to the existing methods.

The treatment may include external medicine or to send commands to wireless implantable device implanted on the peripheral nerve to repair and/or correct the defect impulse pattern of the organ using fibers of the nerve. This gives the patient relief immediately and more effectively. The Bio-sensors will need Bio-electronics to transmit and receive information to and from the outside world more efficiently.

The application of these wireless implantable devices also called implantable medical devices (IMD) may include neuro-prosthetics for stimulation [5], to use this stimulation as a part of therapy to reduce pain or to regain the sense of the tissues damaged. Sensing vital signs [6, 7], wireless monitoring of neuro chemicals in the brain [8], and gases in the intestine [9].

Medical capsules are another class of devices in bioelectronics. These are used for remote medical diagnosis and therapy [10]. Medical capsules are used to scan the intestine parts which are not otherwise easily reachable. With a camera embedded in these capsules, images of the inner parts of the intestine can be taken and transmitted for external monitoring.
These medical capsules are also used to introduce targeted drugs into the human body for effective treatment of diseases [11]. Detection of early onset of malignant tumor and stop the further growth of these using external commands.

Wearable medical devices are another class of devices in bioelectronics. These devices are worn on the body and can be used in various applications. These devices can be used as interface between IMDs and base stations. Body-worn devices can be used to monitor the vital signs of patients in trauma care. The wearable medical devices also require transceivers for communication and data transfer.

The power budget of the IMDs, and the capsules is low. This is to prevent the device from over heating, hence save the nerves or tissues from being damaged. The small power budget also helps keep the device small in case of IMDs, by using small battery cells. Implantable medical devices can also be powered by the energy scavenging and/or harvesting using the surrounding electromagnetic waves like in [12, 13]. This limitation on the power budget inspired many low power designs.

1.2. Medical Device Radio Communications Service Band

In 1999, Federal communications commission (FCC) created Medical Implant Communications Service (MICS) band with the 3 MHz spectrum in the 402-405 MHz range [14] to meet the requirements of the Implantable medical devices. The allowed bandwidth in the MICS band is 300 kHz, without any restriction on the center frequency. In 2009, Federal communication commission (FCC) created Medical Device Radio communications Service (MedRadio) band with 5 MHz spectrum in the 401-406 MHz range. The adjacent bands are 401-402 MHz and 405-406 MHz added to the previously existing 3 MHz MICS band from 402-405 MHz. This is to meet the demands of the medical devices both human implantable
and body worn. In 2011, the FCC released an order to allow up to 24 MHz of additional spectrum in the MedRadio Service for implanted devices that help restore sensation, mobility, and other functions to limbs and organs. The technical term for these devices is Medical Micro-Power Networks (MMNs).

The reasons for choosing 401-457 MHz band for MedRadio is propagation characteristics, availability, and compatibility with other users in this band. The 400 MHz frequency is optimum frequency for the waves to propagate through human body with minimum loses, although size of antenna for 400 MHz is large with a few cm$^2$ area.

401-457 MHz band is allocated to the medical devices on the secondary basis. The primary priority is given to the Federal Government meteorological operations in the band. There are regulations on the power emitted by the devices and the bandwidth utilized in the allocated spectrum. The regulations of FCC limits the maximum strength of the output signal emitted by the transmitter to $-16$ dBm, which translates to the $V_{\text{peak}}$ of signal to 50 mV for an antenna impedance of 50 $\Omega$. The spurious signal in the adjacent channels within the 401-457 MHz band should be 20 dB below the main channel signal strength. The range of frequencies and the allowed bandwidths in the MedRadio communication service band as per FCC regulations is shown in Table 1.1.

1.3. Contributions of This Thesis

This thesis is part of ongoing research on bioelectronics and biosensors at Colorado State University- Fort Collins. Figure 1.1 [15] show the top level schematic of the research at CSU. The previous research in [16, 17] concentrated on the design of interface circuits for the biosensor applications. A temperature sensor for biomedical applications was presented in [15]. The experimental data from interface circuits is proposed in thesis [18]. An
Table 1.1. Allowed FCC Bands

<table>
<thead>
<tr>
<th>Frequency</th>
<th>Bandwidth</th>
</tr>
</thead>
<tbody>
<tr>
<td>401-401.85 MHz</td>
<td>100 kHz</td>
</tr>
<tr>
<td>401.85-401.2 MHz</td>
<td>150 kHz</td>
</tr>
<tr>
<td>402-405 MHz</td>
<td>300 kHz</td>
</tr>
<tr>
<td>405-406 MHz</td>
<td>100 kHz</td>
</tr>
<tr>
<td>413-419 MHz</td>
<td>6 MHz</td>
</tr>
<tr>
<td>426-432 MHz</td>
<td>6 MHz</td>
</tr>
<tr>
<td>438-444 MHz</td>
<td>6 MHz</td>
</tr>
<tr>
<td>451-457 MHz</td>
<td>6 MHz</td>
</tr>
</tbody>
</table>

impedance sensor was proposed in [19], which allowed conversion of the impedance to digital data. This allows us to detect any abnormalities in the cells. This thesis attempts to complete the wireless interface part by designing a transmitter in the MedRadio band of 401-457 MHz to transfer the processed digital data from the different interface circuits and demonstrate the capability of wearable devices to be able to connect to the Internet.

This thesis presents a high efficiency and an ultra low power transmitter design for MedRadio band, a discrete wireless module for the hand held and body worn devices. The proposed transmitter consists of a frequency synthesizer which can utilize all the bandwidths allowed by the FCC in the MedRadio band of 401-457 MHz. Power consumption of the proposed design is 460μW, with an efficiency of 13.9% for the MMNs band. This is significantly higher than most of the published designs with phase locked loops. The energy consumed per bit transmitted is at 0.2nJ/bit.
This thesis is organized as follows: Chapter 2 discusses the existing work in low power transmitters for IMDs mainly in the MICS band. Chapter 3 presents the details of the components and working of the transmitter. Chapter 4 shows the CMOS silicon implementation and simulation results of the proposed transmitter design in a 180nm process. Chapter 5 discusses with the prototype of the Internet connect-able hand held and body worn devices and Chapter 6 concludes the thesis with analysis of results and scope for further improvements.
CHAPTER 2

EXISTING TRANSMITTER DESIGNS

This chapter reviews the existing research on the transmitter designs, concentrating on the Medical Device Radio communications Service Band of 401-457 MHz. Section 2.1 discusses the transmitters designed using Injection Locked Loop Transmitters. Section 2.2 deals with the transmitters implemented using Phase Locked Loop.

2.1. Transmitters without Phase Locked Loops

The designs in [20–22] reported low power and high efficiency transmitters. They use injection locked loop to present an optimum solution at a particular frequency in MedRadio band. These designs are able to produce 400.5 MHz and 400.68 MHz with a crystal oscillator of frequency 44.5 MHz.

The MedRadio band for the IMDs is allocated on the secondary basis. So these designs cannot cover all the allotted frequency bands in the MedRadio band users may have to wait more time to be turned on to transmit the data effectively without interference from the other high priority signals in the 401-406 MHz. This wait time is avoidable with efficient use of spectrum in the MedRadio band. Moreover to generate all the frequency bands in range of 401-406 MHz, these designs may have to use different crystal oscillators on-chip. This will not only increase the area but also increase the power consumption of the transmitter.

Ma, et. al. [23] proposed a low power design by biasing transistors near their threshold voltages to achieve power consumption in the order of hundreds of μW. The design also uses a lower power supply (0.6 V) for the transmitter and a higher voltage supply (0.7 V) for the receiver to reduce power consumption. However, such designs using multiple power
supplies significantly increase design complexity. This design like the previous injection locked designs [20–22] can only produce a few frequencies in the band of 402-405 MHz.

These designs are not MedRadio band complaint, i.e. not able to cover all the channels in the MedRadio band. Thus the use of injection locked loop transmitters inhibits the effective use of the frequency spectrum in the MedRadio band of 401-457 MHz. Most of the injection locked loop transmitters are built to operate with low power, hence high efficiency of power transmission and low energy per the bit transmitted.

### 2.2. Transmitters with Phase Locked Loops

On the other hand there are many transmitter architectures that use the classical Phase Locked Loop (PLL) in the frequency synthesizer. These transmitters can use the spectrum allocated in the MedRadio band as described in [24–26]. But, the power consumption of the proposed designs in [24, 25] is high in the order of mW because of their use of high power consumption for oscillator to generate a high frequency output and then obtain the MICS band frequencies. The high power consumption in these designs lowers the transmitters efficiency drastically.

Similarly, the design in [26] uses a power supply of 1.8 V with the power consumption of 4.9 mW for the transmitter. The data rate in the MICS band is at 50 kbps. The high power consumption can be attributed to the use of relatively high supply voltage of 1.8 V and the use of LC Voltage Controlled Oscillator (VCO). The overall transmission efficiency is low and the energy per bit is high for this design. This design cannot cover MMNs band.

The published designs in [27–29] suffer from low overall global efficiency. The low global efficiency is due to the use of high power supply between 1.8 V and 3.3 V in these designs.
The power consumption in [27] is 10 mW. The reasons for high power consumption are due to the fact that it’s a whole transceiver and the running frequency of the VCO of the PLL in frequency synthesizer is four times the required frequency.

The transmitter designs proposed in [28, 29] utilizes the Medradio band of 340-457 MHz for the Medical Micro-Power Networks (MMNs). But, there is no way to utilize all the channels in the range of 401-406 MHz since fixed input reference frequencies are used in designs in [28, 29]. This limits the effective utilization of the MedRadio band by these proposed designs for IMDs. The energy per bit transmitted is 0.65 nJ/bit in these designs. Moreover same technique as in [24, 25] is used to generate the frequencies of the VCO, that to generate high frequency of 800 MHz to derive 400 MHz frequency, this technique places the power consumption of these transmitters in the order of mWs.

The Digital Controlled Oscillator (DCO) as proposed in [30] uses direct modulation of the DCO to transmit data, thus eliminating power amplifier. This design is able to cover all the ten channels of 300 kHz bandwidth in the MICS Band. But, this design uses off chip calibration of the capacitance bank to correct the frequency error of the DCO. The power consumption of the periodic calibration is not accounted towards the power of the transmitter, which will increase the power consumption of transmitter beyond the reported 350 µW.

The proposed design in [31] uses an input reference frequency of 300 kHz. A total of 10 channels each of 300 kHz can be used in 402-405 MHz band. But this design can utilize only 9 channels out of the 10 usable channels.

The MICS band frequency synthesizer design in [32] uses an input reference frequency of 300 kHz and can utilize only 9 channels instead of 10 channels in 402-405 MHz band.
Moreover the area of frequency synthesizer used by the proposed design is high, due to use of LC tank type voltage controller oscillator (VCO).

The designs in [31, 32] are only aimed at MICS band and cannot cover the MMNs band. Moreover these designs present only the frequency synthesizers, not the transmitters.

This thesis addresses the demand of wireless transceivers with a transmitter design in MedRadio band with an ultra low power consumption of 460μW at a supply voltage of 1.2 V, utilize the MedRadio band spectrum effectively, and achieve a high overall global efficiency while keeping up with the energy per bit. The proposed transmitter is operated at a reduce supply voltage of 1.2 V instead of the nominal 1.8 V in the 180 nm CMOS process to increase the global efficiency. This proposed transmitter utilize the spectrum by hopping through all the channels with different bandwidths allowed in the 401-457 MHz band, with the help of the programmable integer N-divider of the phase locked loop (PLL).
CHAPTER 3

TRANSMITTER DESIGN

This chapter explains the working components of the transmitter in detail in the following sections. The block diagram of the proposed transmitter for the IMD is shown in Figure 3.1. A transmitter contains a Phase Locked Loop (PLL), a passive mixer, and a power amplifier (PA).

![Transmitter block diagram](image)

**Figure 3.1.** Transmitter block diagram

The PLL is responsible for two tasks, it provides the frequency synthesis function to allow the transmitter to hop among the defined bands within the MedRadio band, it provides a tuning capability to tackle the effect of process and temperature variations. The PLL provides a quadrature output signal for the mixer for better management of spectrum resources within the MedRadio band with lower bit rate. The use of passive mixer in the design contributes to lower overall power consumption. A class-D power amplifier was used
to improve power efficiency and design simplicity. The following subsections describe each major component in the transmitter in more detail.

### 3.1. Phase Locked Loop

The conventional architecture of frequency synthesizers using the PLL is shown in Figure 3.2. A PLL contains a phase frequency detector, a charge pump, a loop filter, a programmable divider that can operate up to 1 GHz, a voltage controlled oscillator that can cover all the frequency bands in the range 355-550 MHz followed by the buffers.

![Architecture of PLL](image)

**Figure 3.2. Architecture of PLL**

The working principle of the frequency synthesizer is the input reference frequency ($F_{\text{ref}}$) is multiplied by the division ratio ($D$) of the programmable divider. The output frequency is divided by the programmable divider and is compared with the $F_{\text{ref}}$ using the
phase frequency detector (PFD). The PFD controls the duration of current charged and discharged of the charge pump according to the phase difference between $F_{\text{ref}}$ and $F_{\text{fb}}$. The output of charge pump drives the loop filter which in turn control the varactor of the VCO. The phase is compared until the phase difference is nil and then the final settled output frequency of the VCO is $D \times F_{\text{ref}}$.

3.1.1. Phase Frequency Detector. The phase frequency detector (PFD) used in the proposed frequency synthesizer is shown in Figure 3.3. PFD consists of two D flip-flops, one is fed with input reference frequency ($F_{\text{ref}}$) and the other flipflop is fed with feedback frequency ($F_{\text{fb}}$) which is an output of the programmable divider.

![Figure 3.3. Phase frequency Detector](image)

The state transition diagram of the phase frequency detector is shown in Figure 3.4. The outputs of the D flip-flops generate “Up” signal when $F_{\text{ref}}$ leads $F_{\text{fb}}$ and “Down” signal when $F_{\text{ref}}$ lags $F_{\text{fb}}$. These “Up” and “Down” signals are used to clear the flipflop and to control the charge pump. The delay element is added to generate the pulses of minimum width required to turn on or off the charge pump, when phase difference is small to detect.
The outputs of the Phase Frequency Detector is when $F_{\text{ref}}$ lagging $F_{\text{fb}}$ and $F_{\text{ref}}$ leading $F_{\text{fb}}$ are shown in Figure 3.5 and Figure 3.6.

**Figure 3.4. State Diagram of PFD**

**Figure 3.5. Phase frequency Detector output when $F_{\text{ref}}$ lagging $F_{\text{fb}}$**
3.1.2. CHARGE PUMP. The charge pump used in this frequency synthesizer is shown in Figure 3.7. A Cascode structure is implemented for the current mirror to improve power supply rejection ratio (PSRR), thereby reducing the spurious emissions of the PLL. This also improves the output impedance of the current mirror and hence allows the current mirror to draw or sink the current that’s required.

The “Up” signal controls the PMOS side of the current mirror, “Down” signal controls the NMOS side of the current mirror. The switching transistors MP9, and MN12 are placed away from output signal ($V_{ctrl}$) to prevent the clock feed-through of the “Up” or “Down” signals on to the output, $V_{ctrl}$. The output current of the charge pump for this PLL is chosen to be $15\mu$A to limit the power consumption of the PLL, while achieving sufficient loop gain and bandwidth for the frequency synthesizer.

Figure 3.6. Phase frequency Detector output when $F_{ref}$ leading $F_{fb}$
The first five stages of the charge pump consume a total current of 18.75μA with each stage being 3.75μA. The current in the final stage is 15μA. The total power consumption of the charge pump is 40μW.

The output of the charge pump is shown in Figure 3.8 when the $F_{\text{ref}}$ leads $F_{\text{fb}}$. Here, the “Up” signal is high; the “Down” signal is low. This will turn on the PMOS side, turn off the NMOS side of the output branch. Hence, the loop capacitor is charged as the waveform $V_{\text{cp}}$ for every “Up” high signal generated in this case. The $V_{\text{ctrl}}$ is the output of the loop filter. Figure 3.9 shows the output of the charge pump when $F_{\text{ref}}$ lags $F_{\text{fb}}$. This is when the “Up” signal is low and the “Down” signal is high. The loop capacitor is discharged from the initial value for every “Down” high signal generated, as the waveform $V_{\text{cp}}$. 
Figure 3.8. Charge pump output when $F_{\text{ref}}$ leads $F_{\text{fb}}$

Figure 3.9. Charge pump output when $F_{\text{ref}}$ lags $F_{\text{fb}}$
3.1.3. **Loop Filter.** The loop filter is a low pass filter in the PLL. It filters the control voltage after the Charge Pump (CP) to limit the spurious emissions of the PLL in terms of sideband harmonics, multiples of input reference frequency for a given output frequency. The loop filter can be either active or passive. Active loop filters are used in PLL to drive the varactor of the VCO more accurately to prevent spurious frequencies in the out of band frequencies. Active filters are generally used where the gain of the Voltage Controlled Oscillator (VCO) is high and the control voltage has to be maintained with minimum drift. Active loop filter often have a unity gain buffer, so the power consumption of the PLL increases. The gain of the VCO used in the proposed design is moderate, hence the use of a passive filter in the proposed frequency synthesizer is justified.

The third order passive loop filter used for the proposed frequency synthesizer as shown in Figure 3.10. The design of the 3rd order loop filter follows the similar procedure discussed in [33]. The impedance transfer function of the loop filter can be approximated to the equation (1)

\[
Z(s) = \frac{(s.T_2 + 1)}{s.C_1.(s.T_1 + 1).(s.T_3 + 1)} \cdot \frac{T_1}{T_2}
\]

where \(T_2 = R_2 C_2\),

\(T_1 = R_2 C_2 C_1 / (C_1 + C_2 + C_3)\), and

\(T_3 = R_3 C_3\).

The open loop gain of the 4th order PLL with 3rd order loop filter is as expressed in equation (2)

\[
G(S).H(S) = \frac{K_\phi \cdot K_{vco}.(s.T_2 + 1)}{s^2.C_1.N.(s.T_1 + 1).(s.T_3 + 1)} \cdot \frac{T_1}{T_2}
\]
Optimizing the open loop gain equation for phase margin ($\phi$) gives us the time constants as a function of phase margin ($\phi$), and loop bandwidth ($F_c$). Solving for components of loop filter resulted in design parameters shown Table 3.1. The equations are derived in detail in Appendix A. The loop bandwidth of the frequency synthesizer determines the size of the components of the loop filter and the settling time of the PLL.

![3rd order loop filter diagram](image)

**Figure 3.10.** A 3$^{rd}$ order loop filter

**Table 3.1.** Loop filter values

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1</td>
<td>68.0 pF</td>
</tr>
<tr>
<td>C2</td>
<td>6.8 pF</td>
</tr>
<tr>
<td>C3</td>
<td>2.5 pF</td>
</tr>
<tr>
<td>R1</td>
<td>670.0 kΩ</td>
</tr>
<tr>
<td>R3</td>
<td>470.0 kΩ</td>
</tr>
</tbody>
</table>

Figure 3.11 shows waveforms at the output of the charge pump ($V_{cp}$) and at the output of the loop filter ($V_{ctrl}$), which controls the varactors of the voltage controlled oscillator.
(VCO) of the PLL. The waveforms shown are from the simulation of the proposed frequency synthesizer. The output of the charge pump ($V_{cp}$) has glitches which are evident from Figure 3.11. The 3rd order loop filter in the frequency synthesizer reduces these glitches.

![Figure 3.11. Loop filter output waveform](image)

3.2. Synchronous Pulse Swallow Divider

Figure 3.12 shows the block diagram of the divider originally proposed in [34]. This is a low power synchronous pulse swallow counter. The counter has a 20/21 Dual modulus prescaler, a 8 bit wide program counter and a 6 bit wide swallow counter.
3.2.1. **Dual Modulus Prescalar.** Dual modulus prescalar is a 20/21 divider and is shown in Figure 3.13. The division ratio is set to be 21 and 20 when modulus control signal from the swallow counter (SC) is 1 and 0 respectively. It contains a divide 5/6 circuit followed by two divide-by-2 asynchronous circuits. The Dff1, Dff2, Dff3 form 5/6 modulus divider. The different transition states of the 5/6 divider for both values of MC are shown in Table 3.2 and 3.3.

When MC=0 first 3 flip flops count five clock cycles, divide by 4 circuit count a total of 20 cycles. When MC=1, after counting 20 clock cycles A=1, B=1 making the circuit count one more extra cycle before its reset and start counting 20 or 21 cycles depending on the value of MC.
Figure 3.13. Circuit Schematic of the DMP divider

Table 3.2. States of 5/6 divider of DMP with MC=1

<table>
<thead>
<tr>
<th>Present State</th>
<th>Next State</th>
</tr>
</thead>
<tbody>
<tr>
<td>111</td>
<td>011</td>
</tr>
<tr>
<td>011</td>
<td>001</td>
</tr>
<tr>
<td>001</td>
<td>000</td>
</tr>
<tr>
<td>000</td>
<td>100</td>
</tr>
<tr>
<td>100</td>
<td>110</td>
</tr>
<tr>
<td>110</td>
<td>111</td>
</tr>
</tbody>
</table>

Figure 3.14 and 3.15 shows the output of the Dual Modulus Prescalar under different conditions of Modulus Control (MC) signal. When MC=0 we can see that the 20/21 DMP counts 20 cycles of the input, hence the division by 20. When MC=1 we can see that the 20/21 DMP counts 21 cycles of the input as explained previously, hence the division by 21.

Most of the power consumption of the DMP is due to DFF1, DFF2 and DFF3. Since these 3 DFFs run on the same clock which run at the speed of the VCO output i.e. 406 MHz for the MICS band application.
Table 3.3. States of 5/6 divider of DMP with MC=0

<table>
<thead>
<tr>
<th>Present State</th>
<th>Next State</th>
</tr>
</thead>
<tbody>
<tr>
<td>011</td>
<td>001</td>
</tr>
<tr>
<td>001</td>
<td>000</td>
</tr>
<tr>
<td>000</td>
<td>100</td>
</tr>
<tr>
<td>100</td>
<td>110</td>
</tr>
<tr>
<td>110</td>
<td>011</td>
</tr>
</tbody>
</table>

Figure 3.14. DMP 20/21 output with MC=0

A simple True Single Phase Clock D flip-flop (TSPC-DFF) shown in Figure 3.16 is used for the divider. The delay of the divider determines how quick the divided output is present at the Phase Frequency Detection (PFD) circuit. The longer the delay, the time to change the \( V_{\text{ctrl}} \) of the loop filter increases. Hence, the output of VCO is at different frequency for a longer period, effecting the spectrum of the transmitter. The TSPC-DFF is a good
Figure 3.15. DMP 20/21 output with MC=1

Figure 3.16. Circuit Schematic of the TSPC D flip-flop
design choice for divider design because of lower delays. The divider in the proposed pulse
swallow programmable divider is designed to be synchronous to avoid accumulated jitter
and the delays involved in the asynchronous design. The synchronous divider consume
higher power when compared to asynchronous dividers, due to operation of the DFFs at
high frequencies in the synchronous divider. The power savings is not affected drastically by
using the synchronous divider in the proposed design.

A positive edge TSPC-DFF is chosen for this design. When Clk is low MP2, MP3 is on
and MN3, MN4 is off. At node X output is D’, node Y is pre-charged to 1. When Clk is
high MP2, MP3 is off and MN3, MN4 is on. Then node Y is D, node Z is D’. So the value
of D at the positive edge of the Clk is sampled and stored till the next rising clock edge.

Table 3.4. Characteristic equation of D flip-flop

<table>
<thead>
<tr>
<th>Present State</th>
<th>Next State</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q</td>
<td>D</td>
</tr>
</tbody>
</table>

3.2.2. PROGRAM COUNTER. The 8-bit programmable program counter is shown in Fig-
ure 3.17. The other input to the XOR gate is D[0:7], the code for programming the program
counter. The output is sampled by 2 DFFs to make it align with the clock timing.

The T flip-flop used in the programmable program counter is designed using a TSPC
D flip-flop and an XOR gate is shown in Figure 3.18. The characteristic equation of the T
flip-flop is shown below.

Table 3.5. Characteristic equation of T flip-flop

<table>
<thead>
<tr>
<th>Present State</th>
<th>Next State</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q</td>
<td>T⊕Q</td>
</tr>
</tbody>
</table>
Figure 3.17. Circuit Schematic of the Program Counter

Figure 3.18. Circuit Schematic of the TFF using D flip-flop
The output of the program counter is shown in Figure 3.19. The input frequency is 25 MHz, the division ratio (P [7:0]) of the program counter is set to 00001010 (decimal 10). The output pulses are at a separation of 400μs. Hence, the division ratio 10 has been performed using the programmable program counter.

3.2.3. SWALLOW COUNTER. Programmable swallow counter is shown in Figure 3.20. The output of the swallow counter is shown in Figure 3.21. The input frequency is 25 MHz. The frequency of main reset to the swallow counter is 2.5 MHz. The division ratio (S [5:0]) of the swallow counter is set to 000100 (decimal 4). Hence, at the onset of every reset pulse the swallow counter is high for 4 clock cycles and low until the swallow counter is activated by the next reset pulse.
Figure 3.20. Circuit Schematic of the Swallow Counter

Figure 3.21. Output of the swallow counter
The digital input $P$ of the program counter and $S$ of the swallow counter is programmed to attain required frequency in 401-457 MHz band. The overall integer division ratio $D$ is given by $N*P+S$. The required division ratio $D$ for different input reference frequencies is shown in Tables 3.7 and 3.6, for the output frequencies to be in the range of 401-457 MHz.

Table 3.6. Binary values of $P$ and $S$ for different output Frequencies with $F_{\text{ref}}=150$ kHz

<table>
<thead>
<tr>
<th>$D$ $(N=20)$</th>
<th>$P$ $(N=20)$</th>
<th>$S$ $(N=20)$</th>
<th>$F_{\text{out}}$ (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2681</td>
<td>1000 0110</td>
<td>000001</td>
<td>402.15</td>
</tr>
<tr>
<td>2683</td>
<td>1000 0110</td>
<td>000010</td>
<td>402.45</td>
</tr>
<tr>
<td>2685</td>
<td>1000 0110</td>
<td>000101</td>
<td>402.75</td>
</tr>
<tr>
<td>2687</td>
<td>1000 0110</td>
<td>000111</td>
<td>403.05</td>
</tr>
<tr>
<td>2689</td>
<td>1000 0110</td>
<td>001001</td>
<td>403.35</td>
</tr>
<tr>
<td>2691</td>
<td>1000 0110</td>
<td>001011</td>
<td>403.65</td>
</tr>
<tr>
<td>2693</td>
<td>1000 0110</td>
<td>001101</td>
<td>403.95</td>
</tr>
<tr>
<td>2695</td>
<td>1000 0110</td>
<td>001111</td>
<td>404.25</td>
</tr>
<tr>
<td>2697</td>
<td>1000 0110</td>
<td>010001</td>
<td>404.55</td>
</tr>
<tr>
<td>2699</td>
<td>1000 0110</td>
<td>010011</td>
<td>404.85</td>
</tr>
<tr>
<td>2773</td>
<td>1000 1010</td>
<td>001101</td>
<td>415.95</td>
</tr>
<tr>
<td>2860</td>
<td>1000 1110</td>
<td>010100</td>
<td>429.00</td>
</tr>
<tr>
<td>2940</td>
<td>1001 0010</td>
<td>010100</td>
<td>441.00</td>
</tr>
<tr>
<td>3027</td>
<td>1001 0111</td>
<td>000111</td>
<td>454.05</td>
</tr>
</tbody>
</table>
Table 3.7. Division ratio $D$ for different output Frequencies with $F_{\text{ref}}=100\,\text{kHz}$

<table>
<thead>
<tr>
<th>$D$</th>
<th>$F_\text{out}$ (MHz)</th>
<th>$D$</th>
<th>$F_\text{out}$ (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>4011</td>
<td>401.1</td>
<td>4011</td>
<td>401.1</td>
</tr>
<tr>
<td>4012</td>
<td>401.2</td>
<td>4012</td>
<td>401.2</td>
</tr>
<tr>
<td>4013</td>
<td>401.3</td>
<td>4013</td>
<td>401.3</td>
</tr>
<tr>
<td>4014</td>
<td>401.4</td>
<td>4014</td>
<td>401.4</td>
</tr>
<tr>
<td>4015</td>
<td>401.5</td>
<td>4015</td>
<td>401.5</td>
</tr>
<tr>
<td>4016</td>
<td>401.6</td>
<td>4016</td>
<td>401.6</td>
</tr>
<tr>
<td>4017</td>
<td>401.7</td>
<td>4017</td>
<td>401.7</td>
</tr>
<tr>
<td>4018</td>
<td>401.8</td>
<td>4018</td>
<td>401.8</td>
</tr>
<tr>
<td>4019</td>
<td>401.9</td>
<td>4019</td>
<td>401.9</td>
</tr>
</tbody>
</table>

The values of $P$ and $S$ are shown in Table 3.6. Since a 20/21 dual modulus scalar divider is used in the pulse swallow counter, the value of $N$ is fixed at 20. To achieve a division ratio of $D$ equal to 2681 for an input reference frequency of 150 kHz with $N$ equal to 20, the value of $P$ is 134 and the value of $S$ is 1 for the output to be at 402.15 MHz. Hence 8 bit wide $P[7:0]$ is 10000110, 6 bit wide $S[5:0]$ is 000001.

Figure 3.22 shows the input frequency of 406 MHz to the pulse swallow divider. Figure 3.23 is the output for division ratios of 1388 and 1372. Figure 3.24 shows the division ratio of pulse swallow divider for 1388 and 1372 for the dual modulus prescalar $N$ (20), the program counter $P$ (68), and the swallow count division ratio changing from $S$ (28) to $S$ (12). Similarly, Figure 3.25 shows the division ratios of 4068 and 4052 for $N$ (20), $P$ (202) and the swallow count division ratio changing from $S$ (28) to $S$ (12). The division ratio waveform is derived by dividing the input frequency by the output frequency.
Figure 3.22. Input Frequency to the divider

Figure 3.23. Output Frequency of the divider
Figure 3.24. Waveform with different Division Ratio of 1388 and 1372

Figure 3.25. Waveform with different Division Ratio of 4068 and 4052
The Figure-of-merit (FOM) for the proposed divider design is defined as the ratio of power consumed and the highest operational frequency. The FOM of the proposed divider is at $0.074\mu\text{W/MHz}$ which is significantly better than the results reported in [35–40]. The comparison is illustrated in Table 3.8.

### Table 3.8. Divider Design Comparison

<table>
<thead>
<tr>
<th>Reference</th>
<th>Process CMOS (nm)</th>
<th>Power supply (V)</th>
<th>Power (µW)</th>
<th>Operation Frequency (MHz)</th>
<th>FOM$_{\text{pwr}}$ (µW/MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work</td>
<td>180</td>
<td>1.2</td>
<td>30</td>
<td>406</td>
<td>0.074</td>
</tr>
<tr>
<td>[35]</td>
<td>130</td>
<td>0.7</td>
<td>210</td>
<td>200-1000</td>
<td>0.247</td>
</tr>
<tr>
<td>[36]</td>
<td>180</td>
<td>1.8</td>
<td>540</td>
<td>440</td>
<td>1.230</td>
</tr>
<tr>
<td>[37]</td>
<td>180</td>
<td>1.5</td>
<td>3200</td>
<td>1700</td>
<td>1.880</td>
</tr>
<tr>
<td>[38]</td>
<td>180</td>
<td>1.5</td>
<td>3230</td>
<td>3500</td>
<td>0.0923</td>
</tr>
<tr>
<td>[39]</td>
<td>180</td>
<td>1.8</td>
<td>2600</td>
<td>2400-2500</td>
<td>1.080</td>
</tr>
<tr>
<td>[40]</td>
<td>180</td>
<td>1.8</td>
<td>3.01</td>
<td>500-3500</td>
<td>0.860</td>
</tr>
</tbody>
</table>
The voltage controlled oscillator (VCO) is the heart of the PLL. It determines the spectrum purity of the whole transmitter. Most of the power consumed by PLL can be attributed to VCO. VCO’s can be built using LC tank or ring oscillators (RO). Phase noise of LC tank VCOs is typically low compared to that of RO based VCOs and the spectrum of output is better in terms of spurious signals attenuation in the case of LC tank oscillator.

The disadvantages of the LC type VCO is its large area on die and potentially high power consumption. It has been shown that the RO VCO will consume 450 times the current of the LC VCO in order to achieve the same phase noise performance, even when quality factor (Q) of the LC tank is as low as 3 [41, 42]. The output of LC tank oscillator is small signal sine wave sitting on top of the VDD. VCO with LC tank oscillator require extra circuitry to bias the output of the VCO to get maximum efficiency out of the power amplifier. RO based VCO provides a rail-to-rail output sine waveform. However phase noise requirements for the PLL in the MedRadio band is less stringent, so RO is a better trade-off for the VCO from the area and power perspective.

![Block diagram of the Oscillator](image)
Similar to the design reported in [31, 43], two ring oscillators are connected back to back with inverted output to form the required VCO for the proposed frequency synthesizer with quadrature output as shown in Figure 3.26.

![Circuit Schematic of the Voltage Controlled Oscillator](image)

**Figure 3.27.** Circuit Schematic of the Voltage Controlled Oscillator

The ring oscillator circuit is shown in Figure 3.27. The control voltage $V_{\text{ctrl}}$ is used to vary the capacitance of the varactors $MC_1$ and $MC_2$. The varying capacitance of the varactor is used to dither the frequency of the VCO for the change in the division ratio $D$ of the pulse swallow counter to cover the different channels of the MedRadio band of 401-457 MHz. Six external signals $C_1$ to $C_6$ are used to control the digital switches for coarse calibration of the VCO to cover the entire MedRadio band of 401-457 MHz.

The PLL output frequency can vary in the steps of the reference frequency by varying the integer division ratio of the synchronous integer-N divider with different combinations of the digital signals $P[7:0]$ and $S[5:0]$. The input reference frequencies can be 100 kHz, 150 kHz, and 300 kHz. The division ratio accordingly can be selected between 4060 to 1335 to achieve...
all the output frequencies within the MedRadio band of 401-457 MHz with all the input reference frequencies.

Since the VCO is optimized to consume low power, the area of the transistors is bound to be less with minimum length of 180 nm. The VCO frequency will vary under process voltage temperature (PVT) variations. The effect of process variations will be dominant due to small sizes of the transistors as discussed, hence the compensation capacitor bank to tune the VCO is needed.

The deviation of frequency of the proposed VCO is shown in Figure 3.28, using the Monte-Carlo simulations with 80 data points. The standard deviation ($\sigma$) of the frequency of the VCO is 42.2 MHz. The capacitance bank connected to the output is used to account for the process and temperature variations of the PLL. Through calibration, the capacitive bank is intended to adjust the output frequency to fall within the intended MedRadio band. The capacitance bank allows the VCO to cover frequencies up to $+\sigma$ and $-\sigma$, above and below the MedRadio band frequencies respectively. This will significantly improve the yield of the proposed transmitter. Six external signals C1 to C6 are used to control the digital switches for coarse calibration of the VCO frequency. The control voltage $V_{\text{ctrl}}$ is used for the fine calibration of the VCO frequency for a fixed output capacitance from the capacitive bank.

Figure 3.29 shows the output waveform of the VCO at different temperature and corners. It can be seen that the frequency of the VCO varies at different temperature and corners, which is similar to the Monte-Carlo simulation but the transient waveforms are shown. Hence, the compensation capacitor bank is required to tune the VCO frequency to the desired frequency range of 401-457 MHz.
Figure 3.28. Monte-Carlo simulation for the frequency deviation of the VCO

Figure 3.29. Transient analysis of the VCO at different corners and temperature
The gain of the VCO is 24 MHz/V as shown in Figure 3.30. The gain is chosen low to avoid spurs on the output of the VCO. The higher the gain of VCO, higher the effect of the noise on the $V_{\text{ctrl}}$ to the output of the VCO in the form of frequency drift. The lower the gain of VCO, the lower the range of output frequencies that a VCO can cover during the sweep of $V_{\text{ctrl}}$ from 0 to VDD. Therefore, a large capacitance bank is required. In order to cover all the frequencies in the band of 401-457 MHz, the VCO is designed to work at high frequencies and a capacitance bank is used to tune the frequency of the VCO to fall within the required MedRadio band with the load.

![Figure 3.30. Gain of the VCO ($K_{\text{vco}}$)](image)

The VCO is designed to work at the required frequency of 401 MHz (mainly to cover MICS band) at the slow-slow corner and at 40°C. In this corner the load capacitor bank is turned off. When the VCO is simulated at fast-fast corner and at 20°C the output frequency is high nearly 850 MHz. Although it is desirable to cover all the possible frequencies due to PVT variations, the highest frequency VCO can cover is 550 MHz at typical-typical at 27°C.
to keep the power consumption low and capacitor bank small. The capacitor bank has to be turned on to maximum load to make the output frequency fall in the required range of 401-457 MHz. The reason behind choosing temperature range of 20-40°C, is the fact that the human body usually operates in the temperature range of 30-40°C.

Figure 3.31 shows the results of the oscillator (VCO) using periodic steady state (PSS) analysis simulation as described in Appendix D. The PSS show the settling of the VCO at a frequency in 401-406 MHz for MICS band working, with higher order harmonics suppression greater than 20 dB. Phase Noise of the VCO is as shown in 3.32 from the PSS analysis, followed by pnoise analysis simulation in the cadence software. The simulated phase noise of the extracted VCO is at $-95 \text{dBc} / \text{Hz}$ @ 1 MHz relative to the center frequency.

![Figure 3.31. Periodic Steady State output of the VCO](image-url)
3.4. MODULATION SCHEME AND PASSIVE MIXER

The passive mixer used in this transmitter design is shown in Figure 3.33 for the modulation of the data signal. A 4:1 multiplexer serves as the mixer for the proposed transmitter design. A simple complementary transmission pass gate is used as the switching element in the mixer. The quadrature output of the PLL is the input to the four terminals of the mixer. The encoded data signal is used as the select lines for the mixer. The output of the mixer is fed to the power amplifier (PA).

A quadrature phase shift keying (QPSK) modulation scheme is achieved with this mixer. The QPSK enables us to transmit data with less bit error rate (BER) for the same output power.
power as described in [29]. The zero active power consumption of the passive mixer allows the total power consumption of the proposed transmitter stay low.

Careful sizing of transistors in the passive mixer was carried out to balance size, distortion and performance. Figure 3.34 shows the rise and fall times of the schematic of mixer for the length L of 180 nm. The low W/L presents a distorted waveform at the input of the power amplifier (PA). The high W/L presents high capacitive load to the fixed VCO buffer causing the rise and fall time at the mixer input to deteriorate. The mixer size is optimized to achieve a fast transient waveform at the input of the PA, for a chosen output buffer of the VCO. Optimized rise and fall times also prevents the power amplifier short circuit current from being excessively high.

The capacitance between gate and source (Cgs) is higher for MOS-FET device with large gate width. The higher the Cgs, the larger is the feed-through signals to the mixer output terminal (drain). Hence, the optimized value of W/L in Figure 3.34 minimizes the feed-through of the data signals to the output and maintain the spurious frequency harmonics below the allowed levels in MedRadio band for a given data rate.
3.5. Power Amplifier

The class-D power amplifier (PA) used for the proposed transmitter is shown in Figure 3.35. The class-D PA was chosen for its power efficiency and simplicity. The PA has a series capacitance $C_2$ to block DC current to the output.

A standard commercial $\pi$ aluminum (AL) bonding wire model is used for the resonant network assuming 8 mm long bonding wires. The parasitic components of the resulting $\pi$ network that mimics the output pad is shown in Table 3.9. The parasitic resistance $R_1$ and parasitic capacitance $C_1$ of the bonding wire to the ground are very small compared to the load resistance and capacitance. They are ignored in the calculation of component values in the final RLC matching network.
Table 3.9. Bond wire and Bond pad parasitics

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>R&lt;sub&gt;1&lt;/sub&gt;</td>
<td>300 mΩ</td>
</tr>
<tr>
<td>L&lt;sub&gt;1&lt;/sub&gt;</td>
<td>8 nH</td>
</tr>
<tr>
<td>L&lt;sub&gt;2&lt;/sub&gt;</td>
<td>1 nH</td>
</tr>
<tr>
<td>C&lt;sub&gt;1&lt;/sub&gt;</td>
<td>400 fF</td>
</tr>
</tbody>
</table>

The approximated π RLC is as shown in Figure 3.36. The resonant impedance matching network consists of C<sub>3</sub>, L<sub>1</sub>, L<sub>2</sub>, L<sub>3</sub> and C<sub>L</sub> to match the output impedance of the PA R<sub>in</sub> to the antenna impedance R<sub>out</sub> of 50 Ω. The capacitance C<sub>3</sub> is designed such a way that
the parasitic capacitance of the bond-pad is absorbed into $C_3$, $L_3$ and $C_L$ come from the PCB assembly board along with antenna. The resonant network's components $L_3$ and $C_L$ are off-chip to keep the die size small.

Both $L_3$ and $C_L$ can be tuned around 23 nH and 28.6 pF, respectively, to match the antenna impedance of 50 Ω. A switch is provided to turn off PA when the PLL is still in calibration state to avoid emission of the spurious frequencies.

**Figure 3.36.** Schematic of the π RLC matching network

Figure 3.37 shows the power consumed by the PA for different Vdd with the variation of W/L of the PA. Figure 3.38 shows the power at the output of matching network, i.e. at the antenna. Various parameters of the power amplifier driving the output pad, the bond wire, the matching network and the antenna with impedance of 50 Ω for different supply voltages are illustrated in Table 3.10.

The power supply voltage Vdd of 1.2 V will result in same transmitter efficiency when compared to Vdd of 1.4 V, as in Figure 3.39 for an approximate effective width of 3.5 μm. The power supply voltage of 1.2 V will reduce the total average power consumption of not
only the PA but also the frequency synthesizer. Hence, efficiency of the proposed transmitter increases and the reduced power consumption will also improve the energy consumed per bit of the transmitter.
The required output power will limit the minimum supply voltage even though power consumption is lower at low voltage is less, the overall efficiency of the transmitter takes a hit for the proposed design.

One of the disadvantage from higher supply voltage in the case of implantable medical devices is the high power output at the antenna as we observe from Table 3.10. The implantable devices are operated with constraints on the power consumed, due to the limited power sources in the implantable devices. The maximum power that can be emitted as per the FCC regulation is -16dBm. With a supply voltage of 1.2 V the output power is -11dBm. With the assumption of losses due to antenna as 5dB, power supply of 1.2 V will give output power of -16dBm. Even if a higher power supply is used the excess power at the antenna cannot and should not be emitted out of the transmitter. Hence, the power supply voltage of 1.2 V is a good choice for optimum efficiency of the transmitter and for low energy per bit transmitted for the proposed transmitter in the MICS and MMNs bands.
Table 3.10. Comparison of parameters for different Vdd

<table>
<thead>
<tr>
<th>Vdd (V)</th>
<th>Power Consumed $\mu$W</th>
<th>$V_{p-p}$ (mV)</th>
<th>Power at antenna $\mu$W</th>
<th>Power at antenna (dBm)</th>
<th>PA efficiency %</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>140</td>
<td>155</td>
<td>60</td>
<td>-12.2</td>
<td>39</td>
</tr>
<tr>
<td>1.2</td>
<td>200</td>
<td>182</td>
<td>83</td>
<td>-10.8</td>
<td>41</td>
</tr>
<tr>
<td>1.4</td>
<td>340</td>
<td>240</td>
<td>144</td>
<td>-8.4</td>
<td>42</td>
</tr>
</tbody>
</table>

The electrical parameters of the frequency synthesizer used in the transmitter design were obtained by the calculations and extensive SPICE-level simulations. Table 3.11 lists some key electrical parameters.

Table 3.11. Summary of the PLL

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_1$</td>
<td>68.0 pF</td>
</tr>
<tr>
<td>$C_2$</td>
<td>6.8 pF</td>
</tr>
<tr>
<td>$C_3$</td>
<td>2.5 pF</td>
</tr>
<tr>
<td>$R_1$</td>
<td>670.0 kΩ</td>
</tr>
<tr>
<td>$R_3$</td>
<td>470.0 kΩ</td>
</tr>
<tr>
<td>$I_{CP}$</td>
<td>15 µA</td>
</tr>
<tr>
<td>$K_{VCO}$</td>
<td>24 MHz/V</td>
</tr>
<tr>
<td>Loop Bandwidth</td>
<td>11.25 kHz</td>
</tr>
<tr>
<td>Phase margin of PLL</td>
<td>52°</td>
</tr>
<tr>
<td>Phase noise of VCO</td>
<td>$-95$ dBc /Hz @ 1 MHz</td>
</tr>
<tr>
<td>Settling time</td>
<td>20 µs</td>
</tr>
<tr>
<td>Spurious frequency attenuation</td>
<td>$-27$ dB @ 150 kHz</td>
</tr>
</tbody>
</table>
CHAPTER 4

SILICON IMPLEMENTATION AND SIMULATION RESULTS

4.1. SILICON IMPLEMENTATION

The layout of the proposed transmitter is implemented in a 180 nm CMOS process. Figure 4.1 shows the layout of the phase frequency detector of the frequency synthesizer surrounded by p and n guard rings to better isolate the digital parts from the analog parts from noise coupling perspective. The noise coupling and the parasitics in the case of PFD will effect the locking of the PLL.

Figure 4.1. Layout of the Phase frequency Detector
All the digital parts of the design are implemented using a standard cell library and synthesized manually. Table 4.1 lists the cells in the standard cell library and their sizes. All the standard cell library gates are optimized with appropriate choice of pitch of the gates. The height of TSPC-DFF shown in Figure 4.2, is kept equal to that of the standard pitch of the digital gates. Single contacts are used in places for the design of TSPC-DFF at the cost of reliability to reduce the parasitic capacitance and improve the speed. The speed improvement will reduce the jitter due to the divider, hence that of the PLL.

<table>
<thead>
<tr>
<th>Digital Gate</th>
<th>Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>INV 1x</td>
<td>2 μm x 5.4 μm</td>
</tr>
<tr>
<td>INV 2x</td>
<td>3 μm x 5.4 μm</td>
</tr>
<tr>
<td>NAND2</td>
<td>3 μm x 5.4 μm</td>
</tr>
<tr>
<td>AND2</td>
<td>4 μm x 5.4 μm</td>
</tr>
<tr>
<td>AND3</td>
<td>5 μm x 5.4 μm</td>
</tr>
<tr>
<td>XOR2</td>
<td>6.5 μm x 5.4 μm</td>
</tr>
<tr>
<td>DFF</td>
<td>9 μm x 5.4 μm</td>
</tr>
</tbody>
</table>
The individual layout of Dual Modulus Prescalar is shown in Figure 4.3. It is designed to fit into the swallow counter, hence making the divider layout as square as possible.
Layout of the programmable counter and the programmable swallow counter are shown in Figures 4.4, and 4.5 respectively. These counters are designed manually as individual blocks to be square, to utilize the core area of the overall layout in more efficient manner. The empty space at top-right corner in Figure 4.5 is reserved for the dual modulus prescalar as shown in Figure 4.3.
Layout of the programmable synchronous pulse swallow counter is shown in Figure 4.6. The layout is designed to fit in the whole transmitter architecture. This counter is surrounded by p and n guard rings. It is routed with a 1μm wide alternating positive and negative power supply lines, in addition to the enclosed power rails.
Figures 4.7 and 4.8 show the layout of the VCO and the capacitor bank. Steps followed in the layout process are single contact to reduce the self loading of the VCO with extra metal, the layout is as compact as possible with minimum distance between the layers, and the routing of the VCO and the capacitor bank is minimized to optimize the signal spectrum purity at a given power consumption. The varactors are included in the VCO layout to reduce further routing parasitics of the outputs of the VCO. Dummy FETs are added to all
the components of the VCO to improve the yield of the targeted frequencies of the VCO. The efficient floor planning of the VCO and capacitor bank significantly reduced the power consumption of the VCO, hence the low power consumption of the transmitter.
Another aspect of optimization is the layout for the mixer. The mixer is placed as closely as possible to the outputs of buffers from the frequency synthesizer, the power amplifier is close to the mixer, to prevent any parasitic and stray capacitance effecting the output spectrum. Optimization prevents the output spectrum spreading over to the adjacent bands, therefore higher data rate can be achieved.

Figure 4.9 shows the layout of the PA, the mixer, and the buffers driving the mixer. Sources are abutted together wherever possible as in the source of buffers, passive mixer. The source and drain in the power amplifier are abutted together. The transistors are surrounded by the respective guard rings.

The layout of the loop filter, and the charge pump of the frequency synthesizer are shown in Figures 4.10, and 4.1. Capacitor and resistors are laid out in common centroid fashion for the loop filter. The Charge pump is enclosed in double guard rings.
Figure 4.10. Layout of the loop filter

Figure 4.11. Layout of the Charge Pump
The layout of the transmitter is shown in Figure 4.12 with locations of different components in the transmitter clearly marked. The VCO, the capacitor bank of the VCO, the mixer
and the PA are planned on the layout floor-plan to be as closely as possible to reduce routing parasitics. The PA is near the output pad on the layout. This is to minimize the routing resistance to the output. The silicon area occupied by the transmitter is 270µm x 140µm.

4.2. Simulation Results

The overall goal of verifying the proposed transmitter design is to

(1) Measure it’s ability to adapt to environment.

(2) Transmitter’s output settling time when channels are changed from one to another.

(3) Transmitter’s output spectrum in terms of output signal strength relative to all the unwanted components in the output for different channels and data rates.

(4) The overall transmitter performance from the simulations.

All the simulation results are based on extracted layout netlist unless it is stated otherwise. Figure 4.13 shows the output of the frequency synthesizer of the proposed transmitter for an input reference frequency of 300kHz for the schematic netlist. The adjacent band’s signal strength is 45.3 dB below when compared to the main band strength. Figure 4.14 shows the output of the frequency synthesizer of the proposed transmitter for the extracted netlist, for an input reference frequency of 300kHz. The adjacent band’s signal strength is 27 dB below when compared to the main band strength. The higher adjacent band signal strength is due to the parasitics in the extracted layout at the same power consumption. The 27 dB adjacent band suppression is well above the required suppression of the adjacent bands of 20 dB specified by the MedRadio band.
Figure 4.13. Spectrum of output of the PLL for schematic netlist

Figure 4.14. Spectrum of output of the PLL for extracted layout netlist
Figure 4.15 shows the settling of the control analog voltage ($V_{ctrl}$) of the frequency synthesizer from transient analysis of the extracted layout at different temperature starting from $27^\circ C$ followed by $40^\circ C$ at $120\mu s$ and $20^\circ C$ at $300\mu s$. The control voltage settles at different voltage level to compensate the varying temperatures to maintain the output frequency constant. The settling time for the high temperature jump is usually high when compared to small increments in temperature. Figure 4.15 shows the case of exaggerated jump in temperature of $13^\circ C$ from $27^\circ C$ to $40^\circ C$, covering the range of $20^\circ C$ to $40^\circ C$. Usually electronics used in the implantable devices are tested for the range of $20^\circ C$ to $40^\circ C$. Moreover the human body temperature does not change so abruptly.

![Figure 4.15. Control voltage ($V_{ctrl}$) settling at various temperatures for same D](image)

Figure 4.16 shows the spectrum of the frequency synthesizer with the above setup of varying temperature. The spectrum shows the PLL still maintains $20$ dB suppression in the adjacent bands. But, the power level in the adjacent bands is increased due to the PLL settling for the temperature change. When large time intervals after settling of the PLL are considered then the spectrum performance will increase.
Figure 4.16. Spectrum of the frequency synthesizer after change in temperature for same D

Figure 4.17. Control voltage ($V_{\text{ctrl}}$) settling at different D for a step size of two

Figure 4.17 shows the settling of the control analog voltage ($V_{\text{ctrl}}$) from transient analysis of the PLL for two different neighboring channels with division ratio of D being 2681 and 2683, for an input reference frequency of 150 kHz. Initially the control analog voltage ($V_{\text{ctrl}}$) is settled around 79 mV, the PLL is locked at a frequency of 402.15 MHz (Channel 1 of the
MICS band) for D of 2681. Then D is increased by two to 2683. The $V_{\text{ctrl}}$ is increased to 85 mV to increase the output frequency to 402.45 MHz (Channel 2 of the MICS band). This is to illustrate that the frequency synthesizer of the proposed transmitter can settle within 20 $\mu$s time period for the change in the channel to the adjacent channel.

Figure 4.18 shows the simulation of a large step change in the division ratio of the frequency synthesizer. Initially the PLL is locked at a frequency of 402.15 MHz (Channel 1 of the MICS band) for D of 2681. Then D is increased by eighteen to 2699. The $V_{\text{ctrl}}$ is increased to increase the output frequency to 404.85 MHz (Channel 10 of the MICS band). The proposed transmitter will settle within 40 $\mu$s time period for the maximum change in the channel from channel 1 to channel 10. The control voltage before settling is high and will cause spurious emissions into the MICS adjacent bands, so care has to be taken to gradually increase the division ratio in the steps of two (2) to make the output of the frequency synthesizer settle within the MICS band with less spurious emissions.
The output waveform at the antenna from the transient analysis of the extracted layout netlist of the transmitter is shown in Figure 4.19. The output sine wave is around 184 mV peak to peak at the antenna with output impedance being 50 Ω.

\[
Outputpower(p) = \frac{V^2}{2 \times R}
\]

\[
Outputpower(dBm) = 20 \times \log\left(\frac{P}{0.001}\right)
\]

The output power given equation 1 is 82 μW. Hence the output power in dBm given by equation 2 is −10.8 dBm. The output power of −10.8 dBm is greater than the allowed power in the MedRadio band of −16 dBm. The higher output power is useful in compensating for the losses of the implantable antenna.

The frequency spectrum of the transmitted signal at the antenna with modulation data rate of 60 kbps is shown in Figure 4.20, for an input reference frequency of 150 kHz. The
output waveform at the antenna from the transient analysis of the extracted layout of the transmitter is at $-10.8\,\text{dBm}$. The adjacent channel signal strength is $20\,\text{dB}$ below when compared to the output channel strength. The spectrum is spread across the 300 kHz channel, due to the modulation of data on to the carrier signal frequency. This transmitter can cover all the sub-band frequencies in 401-406 MHz MedRadio band.

Table 4.2 shows the final breakdown of the average DC power consumption of the various components of the transmitter, when working in the MICS band of 401-406 MHz at a power supply voltage of 1.2 V. These results are obtained after transient simulation on the extracted layout of the proposed transmitter.
Table 4.2. Power breakdown of the different components of the transmitter working in the MICS band of 401-406 MHz

<table>
<thead>
<tr>
<th>Component</th>
<th>Power (μW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PFD</td>
<td>5</td>
</tr>
<tr>
<td>Charge Pump</td>
<td>40</td>
</tr>
<tr>
<td>Divider</td>
<td>35</td>
</tr>
<tr>
<td>VCO</td>
<td>160</td>
</tr>
<tr>
<td>PLL</td>
<td>240</td>
</tr>
<tr>
<td>PA</td>
<td>185</td>
</tr>
<tr>
<td>Total Power</td>
<td>425</td>
</tr>
</tbody>
</table>

The frequency spectrum of the transmitted signal at the antenna with modulation data rate of 2.3 Mbps is shown in Figure 4.21. The input reference frequency is 150 kHz, $D$ equal to 3026 and the output frequency of the PLL is 454.05 MHz. The output waveform at the antenna from the transient analysis of the extracted layout of the transmitter is at $-10.8 \text{ dBm}$. The adjacent channel signal strength is 20 dB below when compared to the output channel strength. The spectrum is spread across the 6 MHz channel, due to the modulation of data of 2.3 Mbps on to the carrier signal frequency of 454.05 MHz. This is to illustrate that the proposed transmitter can work in one of the four channels, 451-457 MHz channel of the MedRadio band of 413-457 MHz. This transmitter can cover all the four channels 413-419 MHz, 426-432 MHz, 438-444 MHz, and 451-457 MHz in the MedRadio band with appropriate division ratio ($D$).
Table 4.3 shows the final breakdown of the average DC power consumption of the various components of the transmitter, when working in the channel of 451-457 MHz of the MMNs band at a power supply voltage of 1.2 V. These results are obtained after transient simulation on the extracted layout of the proposed transmitter. Hence the maximum power consumption of the transmitter is 460μW.

**Table 4.3.** Power breakdown of the different components of the transmitter working in MMNs band of 413-457 MHz

<table>
<thead>
<tr>
<th>Component</th>
<th>Power (μW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PLL</td>
<td>255</td>
</tr>
<tr>
<td>PA</td>
<td>205</td>
</tr>
<tr>
<td>Total Power</td>
<td>460</td>
</tr>
</tbody>
</table>
CHAPTER 5

Prototype of Wearable Devices

This chapter will explore the details of implementation of the wearable device and retrieving data through Internet using off-the-shelf ICs, components and development boards.

5.1. Wearable Device

The wearable devices are a form of Control Unit (CU) worn on the body of patient/person to monitor vital signs of the body or to rely the information received from the implanted device to the base station. Figure 5.1 shows the board used as CU in the present case.

![Figure 5.1. Airpack with MSP430G2553](image)

The data from the implanted devices can be received with the help of wearable device shown in Figure 5.1. This is an attempt to show the working of wearable device, but in practical applications the device size should be reduced using a custom made PCB board with only required components. The CU in present design is an AIR booster pack from Anaren. It
consists of the RFIC A110LR09C from Anaren. The micro-controller used is MSP430G2553 from Texas Instruments, programmed using MSP430 launchpad which is shown in Figure 5.2. This wearable device works on 3.3 V power supply. The I2C protocol is used by the micro-controller to communicate with the RFIC A110LR09C. Anaren’s RFIC A110LR09C uses the 900 MHz of Industrial Scientific and Medical (ISM) band for communication. The spectrum usage of this device is shown in Figure 5.3 captured using Real Time Spectrum Analyzer (RSA6100A) from Tektronix.

This wearable device is tested with a capacitive sensing hand held device prototype for wireless connectivity. Energia [44] is used as the integrated development environment for the device. Code for this device is included in Appendix E.1.
Figure 5.3. Spectrum of A110LR09C captured from the RSA6100A.

Figure 5.4. CC3200 board form Texas Instruments with Anaren booster pack
The base station here is a development board called Launch pad CC3200 from Texas Instruments with an Anaren Booster pack as shown in Figure 5.4. The data from the CU unit can be saved on the base station, and transmitted to Internet through the local Wi-Fi.

The data transmitted from CU working in the 900 MHz band is received with the help of Anaren booster pack installed on the top of CC3200 using the 900 MHz ISM band. The 2.4 GHz transceiver in CC3200 is used to connect to the local Wi-Fi. The CC3200 Launch pad is then connected to the cloud based web-server.

The same Energia is used as the integrated development environment for the device. The code for this device is included in Appendix E.2. In this specific application “dweet” [45] is used as the cloud server. Freeboard io [46] shown in Figure 5.5 is used for displaying the transmitted data.

**Figure 5.5.** The web page display for the capacitive biosensor
The data received can be displayed on a web page with an URL specific to the application. The web page can be accessed from any device connected to the Internet. An example of the URL being accessed from a mobile phone is shown in Figure 5.6, which shows the capacitance reading from a wireless-enabled capacitive biosensor.

![Image of mobile web page display](image)

**Figure 5.6.** The mobile web page display for the capacitive biosensor
Apart from displaying the data online, the real-time data can be stored on the computer as shown in Figure 5.7 along with the time stamp. This data can be later used to access information. CoolTerm [47] is used for implementing this application.

![CoolTerm](image)

**Figure 5.7.** Saving data on to a computer with time stamp
CHAPTER 6

CONCLUSIONS AND DISCUSSIONS

This thesis presented an ultra low power transmitter consuming only around 460μW at power supply of 1.2 V in a 180 nm CMOS process. The proposed transmitter has a process and temperature independent frequency synthesizer that can utilize all the bandwidths that are authorized by the FCC in the 401-457 MHz MedRadio band, while satisfying all the regulations of the MedRadio band. The silicon area occupied by the transmitter is 0.04 mm².

One of the key contributions of the proposed transmitter design is the careful balance and design trade-off in the PLL design to achieve low power and high efficiency. For example in the proposed PLL the gain of the VCO (K_{VCO}) is chosen small as 24 MHz/V, the charge pump current I_{CP} is at 15 μA, and the loop filters values are optimum to occupy as small area as possible. These design decisions helped the PLL design to become one of the most power efficient and smallest designs compared to existing designs with PLL.

A power centric figure-of-merit (FOM_{pwr}) is used for better comparison among existing designs of the phase locked loops (PLL). The FOM_{pwr} is defined as ratio of the total power consumed by the frequency synthesizer and the highest operational frequency generated by the frequency synthesizer.

\[
FOM_{pwr} = \frac{Power}{F_{out}}
\]

The FOM_{pwr} for the proposed frequency synthesizer of the transmitter design is better when compared with the existing designs of the frequency synthesizer, while occupying a smaller area.
Table 6.1. PLL Design Comparison

<table>
<thead>
<tr>
<th>Reference</th>
<th>Process CMOS (nm)</th>
<th>Power supply (V)</th>
<th>Power (μW)</th>
<th>Area (mm²)</th>
<th>Settling time (μs)</th>
<th>Operation Frequency (MHz)</th>
<th>FOM pwr (μW/MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work</td>
<td>180</td>
<td>1.2</td>
<td>255</td>
<td>0.04</td>
<td>20</td>
<td>401-457</td>
<td>0.56</td>
</tr>
<tr>
<td>[31]</td>
<td>90</td>
<td>1.2</td>
<td>251</td>
<td>0.05</td>
<td>68</td>
<td>402-405</td>
<td>0.6</td>
</tr>
<tr>
<td>[32]</td>
<td>65</td>
<td>1.0</td>
<td>430</td>
<td>0.54</td>
<td>350</td>
<td>402-405</td>
<td>1.1</td>
</tr>
<tr>
<td>[48]</td>
<td>90</td>
<td>0.5</td>
<td>400</td>
<td>0.07</td>
<td>600</td>
<td>400</td>
<td>1.0</td>
</tr>
<tr>
<td>[42]</td>
<td>130</td>
<td>0.5</td>
<td>440</td>
<td>0.07</td>
<td>90</td>
<td>400-433</td>
<td>1.0</td>
</tr>
<tr>
<td>[24]</td>
<td>180</td>
<td>1.2</td>
<td>2640</td>
<td>0.70</td>
<td>16</td>
<td>440</td>
<td>6.0</td>
</tr>
<tr>
<td>[25]</td>
<td>180</td>
<td>1.2</td>
<td>2280</td>
<td>0.70</td>
<td>16</td>
<td>435</td>
<td>5.2</td>
</tr>
<tr>
<td>[26]</td>
<td>180</td>
<td>1.8</td>
<td>2400</td>
<td>0.20</td>
<td>NA</td>
<td>402-405</td>
<td>5.9</td>
</tr>
<tr>
<td>[49]</td>
<td>130</td>
<td>0.5</td>
<td>1250</td>
<td>0.04</td>
<td>5</td>
<td>550</td>
<td>2.2</td>
</tr>
</tbody>
</table>

The proposed design also achieved an excellent settling time given the design choices made to have a narrower loop bandwidth to accommodate $F_{\text{ref}}$ of 100 kHz. The settling time for different bands is less than 20 μs. This design choice enables us to use high division ratio of 4010-4060, still stay in the MedRadio band of 401-406 MHz and utilizes 100 kHz bandwidths as allowed by FCC in 401-402 MHz and 405-406 MHz.

The comparison of the data rate, output power, transmitter efficiency, and power consumption of the proposed design with the existing published designs is shown in Tables 6.2, and 6.3. An energy centric figure-of-merit (energy/bit) is used for better comparison among the designs of the transmitter. The energy/bit is defined as ratio of the DC power consumed and the highest modulation data rate achieved by the transmitter.
The transmission efficiency ($\eta$) of the transmitter is defined as the ratio of the output power transmitted to the total DC power consumed by the transmitter.

\begin{equation}
FOM_{E/\text{bit}} = \frac{\text{Power}}{\text{Datarate}}
\end{equation}

The energy per bit for the proposed design is significantly better when compared with the existing transmitter designs including PLL in [24–29], shown in Table 6.2, while occupying a smaller area, is consuming less power, and output more power. The existing designs in Table 6.2 were designed to be MICS-standard compliant in some settings, while working in other standards like body channel communication (BCC) [26], medical micro-power networks (MMNs) [24, 25, 28, 29], which are not MICS-standard compliant. For a fair comparison, only MICS-band compliant performance data for those designs are chosen and included in Table 6.2. The most optimistic data rate of 300 kbps is given to the existing designs for comparison. This is because the maximum specified bandwidth of a channel in MICS band communications by FCC is 300 kHz and this limits the data rate in the each channel to a value less than 300 kbps.

Another category of low power transmitter designs employs techniques to omit PLLs in the designs in [20–23, 30, 50]. By eliminating PLLs, the overall transmitter power consumption can be significantly lower. However, designs belonging to this category tend to trade off certain aspects of MICS-standard compliance with power consumption.
Table 6.2. Comparison of Transmitter Design including PLLs in the MICS band

<table>
<thead>
<tr>
<th>Reference</th>
<th>This work</th>
<th>[24, 25]</th>
<th>[26]</th>
<th>[27]</th>
<th>[28, 29]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Process CMOS</td>
<td>nm</td>
<td>180</td>
<td>180</td>
<td>180</td>
<td>180</td>
</tr>
<tr>
<td>Power supply</td>
<td>V</td>
<td>1.2</td>
<td>1.2</td>
<td>1.8</td>
<td>2-3</td>
</tr>
<tr>
<td>Operation frequency</td>
<td>MHz</td>
<td>401-457</td>
<td>350-440</td>
<td>400-2400</td>
<td>402-405</td>
</tr>
<tr>
<td>Transmitter architecture</td>
<td>Mixer based</td>
<td>Mixer based</td>
<td>Mixer based</td>
<td>Mixer based</td>
<td>FIR-PM</td>
</tr>
<tr>
<td>Modulation scheme</td>
<td>QPSK</td>
<td>O-QPSK</td>
<td>BFSK</td>
<td>G/FSK</td>
<td>HS-QPSK</td>
</tr>
<tr>
<td>With PLL</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Maximum Data rate</td>
<td>Mbps</td>
<td>0.06</td>
<td>0.30</td>
<td>0.3</td>
<td>0.30</td>
</tr>
<tr>
<td>Output power</td>
<td>dBm</td>
<td>-11.4</td>
<td>-15</td>
<td>-12</td>
<td>NA</td>
</tr>
<tr>
<td>DC power</td>
<td>μW</td>
<td>425</td>
<td>3500</td>
<td>8900</td>
<td>10000</td>
</tr>
<tr>
<td>Transmitter efficiency</td>
<td>%</td>
<td>19.3</td>
<td>0.9</td>
<td>0.63</td>
<td>NA</td>
</tr>
<tr>
<td>Energy/bit</td>
<td>nJ/bit</td>
<td>7.08</td>
<td>11.67</td>
<td>29.67</td>
<td>33.34</td>
</tr>
</tbody>
</table>

Designs in [20, 21] achieved a higher overall transmission efficiency of 22% vs. 19.3% achieved by the proposed design. These designs output low power, and low transmission propagation distance.

The designs in [20–23] have low energy per bit due to low power consumption. However, these designs using the direct injection method instead of PLL does not allow for frequency...
Table 6.3. Comparison of Transmitter Design without PLLs in the MICS band

<table>
<thead>
<tr>
<th>Reference</th>
<th>This work</th>
<th>[20, 21]</th>
<th>[23]</th>
<th>[22]</th>
<th>[50]</th>
<th>[30]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Process CMOS</td>
<td>nm</td>
<td>180</td>
<td>130</td>
<td>90</td>
<td>130</td>
<td>180</td>
</tr>
<tr>
<td>Power supply</td>
<td>V</td>
<td>1.2</td>
<td>1.0</td>
<td>0.6</td>
<td>0.5</td>
<td>0.7</td>
</tr>
<tr>
<td>Operation frequency</td>
<td>MHz</td>
<td>401-457</td>
<td>402-405</td>
<td>402-405</td>
<td>402-405</td>
<td>402-405</td>
</tr>
<tr>
<td>Transmitter architecture</td>
<td></td>
<td>Mixer based</td>
<td>Edge Combining</td>
<td>Edge Combining</td>
<td>Edge Combining</td>
<td>Direct VCO</td>
</tr>
<tr>
<td>Modulation scheme</td>
<td></td>
<td>QPSK</td>
<td>BFSK</td>
<td>OOK</td>
<td>BFSK</td>
<td>FSK</td>
</tr>
<tr>
<td>With PLL</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>Maximum Data rate</td>
<td>Mbps</td>
<td>0.06</td>
<td>0.20</td>
<td>1.00</td>
<td>0.10</td>
<td>0.25</td>
</tr>
<tr>
<td>Output power</td>
<td>dBm</td>
<td>0.06</td>
<td>0.20</td>
<td>1.00</td>
<td>0.10</td>
<td>0.25</td>
</tr>
<tr>
<td>DC power</td>
<td>μW</td>
<td>425</td>
<td>90</td>
<td>160</td>
<td>400</td>
<td>400</td>
</tr>
<tr>
<td>Transmitter efficiency</td>
<td>%</td>
<td>19.3</td>
<td>22</td>
<td>12.5</td>
<td>6.3</td>
<td>6.25</td>
</tr>
<tr>
<td>Energy/ bit</td>
<td>nJ/bit</td>
<td>7.08</td>
<td>0.45</td>
<td>0.16</td>
<td>4.00</td>
<td>1.60</td>
</tr>
</tbody>
</table>

band hopping within the MICS and MMNs bands. Therefore, they are not completely MICS-standard compliant.

Designs in [30, 50] allows frequency hopping among the MICS band of 402-405 MHz. However, due to eliminating on-chip PLL, they have chosen to incorporate mechanisms of manual periodic frequency calibration involving base stations, thus, shifting the power consumption from the transmitters to the base stations to achieve lower power consumption.
Furthermore, the use of relatively low supply voltage of 0.7 V and the free running DCOs in these designs will have difficulties in achieving carrier frequency stability as defined by FCC. The silicon area of the proposed transmitter is less at 0.04 mm$^2$ in comparison with [30, 50] at 0.5 mm$^2$ and 1 mm$^2$, respectively. Moreover, the output signal power of these designs is low when compared to the proposed transmitter design. When the transmission distance is taken into account for better comparison the proposed design will perform better, because of the high output power of the proposed transmitter design.

An attempt was made to compare the proposed transmitter design to the designs in [20–23, 30, 50], which are not compliant with the MICS standard in Table 6.3. It must be noted that the comparison in Table 6.3 is not a fair comparison due to the fact that the proposed transmitter design with on-chip PLL is fully MICS-standard compliant. Table 6.3 is compiled to provide readers with different perspectives on possible power trade-offs that were taken by existing designs that resulted from significant deviations from the MICS standard. It is, however, not intended for straight power and performance comparison. Table 6.2 is mainly intended for that purpose.

The energy/bit for the proposed design is significantly better when compared with the existing transmitter designs consisting of the PLL like [24, 25, 27–29, 20, 21] for the MICS band complaint data rate, while occupying a smaller area.

The low energy/bit in [23] is due to absence of the PLL. Moreover, the output signal power of this design is low due to use of relatively low supply voltage of 0.7 V. When the transmission distance is taken into account for better comparison the proposed design will perform better, because of the high output power and QPSK modulation scheme of the proposed transmitter design as compared to On-Off Keying (OOK) modulation in [23].
Table 6.4: Comparison of Transmitter Design in the MedRadio band

<table>
<thead>
<tr>
<th>Reference</th>
<th>This work</th>
<th>[20, 21]</th>
<th>[23]</th>
<th>[24, 25]</th>
<th>[28, 29]</th>
<th>[27]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Process CMOS</td>
<td>mm</td>
<td>180</td>
<td>130</td>
<td>90</td>
<td>180</td>
<td>180</td>
</tr>
<tr>
<td>Power supply</td>
<td>V</td>
<td>1.2</td>
<td>1.0</td>
<td>0.6</td>
<td>1.2</td>
<td>1</td>
</tr>
<tr>
<td>Operation frequency</td>
<td>MHz</td>
<td>413-457</td>
<td>401-406</td>
<td>402-405</td>
<td>402-405</td>
<td>402-405</td>
</tr>
<tr>
<td>Transmitter architecture</td>
<td></td>
<td>Mixer based</td>
<td>Edge Combining</td>
<td>Edge Combining</td>
<td>Mixer Based</td>
<td>FIR PM</td>
</tr>
<tr>
<td>Modulation scheme</td>
<td></td>
<td>QPSK</td>
<td>BFSK</td>
<td>OOK</td>
<td>O-QPSK</td>
<td>HS-QPSK</td>
</tr>
<tr>
<td>With PLL</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Maximum Data rate</td>
<td>Mbps</td>
<td>2.3</td>
<td>0.20</td>
<td>1.00</td>
<td>6</td>
<td>4</td>
</tr>
<tr>
<td>Output power</td>
<td>dBm</td>
<td>-10.8</td>
<td>-17</td>
<td>-17</td>
<td>-15</td>
<td>-8</td>
</tr>
<tr>
<td>DC power</td>
<td>μW</td>
<td>460</td>
<td>90</td>
<td>160</td>
<td>3500</td>
<td>2600</td>
</tr>
<tr>
<td>Transmitter efficiency</td>
<td></td>
<td>%</td>
<td>13.9</td>
<td>22</td>
<td>12.5</td>
<td>0.9</td>
</tr>
<tr>
<td>Energy/ bit</td>
<td>nJ/bit</td>
<td>0.20</td>
<td>0.45</td>
<td>0.16</td>
<td>0.60</td>
<td>0.65</td>
</tr>
</tbody>
</table>

Table 6.4 show the transmitters proposed in various designs in the MedRadio band. Although most of the designs in Table 6.4 are not MMNs-band complaint i.e not able to cover all the four channels in the 413-457 MHz band, but are included to give the readers an idea of the existing designs and the trade offs involved while designing the MedRadio
transmitter. The presented design is not only MMNs-band complaint but can also cover MICS-band of 401-406 MHz.

The only designs truly can be compared with the proposed design are the designs in [28, 29]. Since, these designs cover all the channels in the MedRadio band as in the proposed design. The proposed transmitter design performs better in terms of energy per bit transmitted and the overall transmitter efficiency.

Due to the careful trade offs between performance and power consumption, we are able to achieve a transmitter design with the highest overall transmission efficiency compared to the other existing designs while maintaining performance sufficient for low data rate of biomedical applications in the MedRadio band. The proposed transmitter has struck a balance between total power consumed, global efficiency, energy per bit and at the same time utilize all the bandwidths allocated in the MedRadio band efficiently.

Further improvements of the proposed transmitter may include incorporation of automatic on-chip calibration to tune the output frequency of the VCO to be in the MedRadio band by varying the load capacitance and to turn off power amplifier (PA) during the calibration stage. A complete transceiver design on chip which would require a receiver design to receive data and detect the strength of signals to determine a “not activity channel to transmit data. Integration of the front-end sensor and data processing functions on chip to build a complete bio-integrated system is highly desirable.

Another improvement can be building a wearable device (Control Unit) that has the capability of both 400 MHz ISM band, and 2.4 GHz ISM band, thereby developing the capability of wearable device to connect to the Internet via 2.4 GHz ISM band. This will eliminate the need of the base station (Launch pad CC3200) altogether.
BIBLIOGRAPHY


retinal prosthesis,” *Biomedical Circuits and Systems, IEEE Transactions on*, vol. 7,


divider combination synchronization-asynchronism-hybrid frequency divider,” in *Cir-
cuits and Systems, 2006. MWSCAS ’06. 49th IEEE International Midwest Symposium

design for pll based on a delay partition technique,” in *Radio-Frequency Integration
2009.

[38] K.-Y. Kim, Y.-J. Min, S.-W. Kim, and J. Park, “Low-power programmable divider
with a shared counter for frequency synthesiser,” *Circuits, Devices Systems, IET*, vol. 5,

[39] K.-C. Kuo and F.-J. Wu, “A 2.4-ghz/5-ghz low power pulse swallow counter in 0.18um
cmos technology,” in *Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific

[40] X. Lei, Z. Wang, K. Wang, and X. Wang, “A high speed low power pulse swallow fre-
quency divider for drm/dab frequency synthesizer,” in *Wireless Communications Signal


APPENDIX A

PHASE LOCKED LOOP PARAMETERS

Table A.1. Parameters of the PLL

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Variable</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gain of Charge Pump</td>
<td>$K_\phi$</td>
</tr>
<tr>
<td>Gain of VCO</td>
<td>$K_{VCO}$</td>
</tr>
<tr>
<td>Loop Bandwidth</td>
<td>$F_c$</td>
</tr>
<tr>
<td>Phase Margin of PLL</td>
<td>$\phi$</td>
</tr>
<tr>
<td>Input Reference Frequency</td>
<td>$F_{ref}$</td>
</tr>
<tr>
<td>Output Frequency</td>
<td>$F_{out}$</td>
</tr>
<tr>
<td>Divider Ratio</td>
<td>$N$</td>
</tr>
<tr>
<td>Loop Filter Poles</td>
<td>$T_1, T_3$</td>
</tr>
<tr>
<td>Loop Filter Zero</td>
<td>$T_2$</td>
</tr>
<tr>
<td>Ratio of Pole $T_3$ to Pole $T_1$</td>
<td>$T_{31}$</td>
</tr>
<tr>
<td>Natural Frequency</td>
<td>$\omega_n$</td>
</tr>
<tr>
<td>Damping Factor</td>
<td>$\zeta$</td>
</tr>
</tbody>
</table>

(8) \[ \omega_c = 2.\pi.F_c \]

(9) \[ N = \frac{F_{out}}{F_{ref}} \]
\( T_1 = \frac{\sec(\phi) - \tan(\phi)}{\omega_c (T_{31} + 1)} \)

(11) \[ T_3 = T_1 \cdot T_{31} \]

(12) \[ T_2 = \frac{1}{\omega_c^2 (T_1 + T_3)} \]

(13) \[ C_t = \frac{K\phi \cdot K_{vco} \cdot \sqrt{1 + (\omega_c T_2)^2}}{\omega_c^2 N \cdot \sqrt{[1 + (\omega_c T_1)^2][1 + (\omega_c T_3)^2]}} \]

(14) \[ C_1 = \frac{T_1}{T_2} \cdot C_t \]

(15) \[ C_3 = \frac{C_1}{2} \]

(16) \[ C_2 = C_t - C_1 - C_3 \]

(17) \[ R_2 = \frac{T_2}{C_2} \]

(18) \[ R_3 = \frac{T_3}{C_3} \]
(19) \[ \omega_n = \sqrt{\frac{K_\phi K_{VCO}}{N C_t}} \]

(20) \[ \zeta = \frac{R_2 C_2}{2} \omega_n \]

(21) \[ \text{LockTime} = \frac{-\ln[t_{2-1} \cdot \sqrt{1 - \zeta^2}]}{\zeta \omega_n} \]
APPENDIX B

MATCHING NETWORK DESIGN

Table B.1. Matching Network Variables

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Variable</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bandwidth</td>
<td>( BW )</td>
</tr>
<tr>
<td>Center Frequency</td>
<td>( F_c )</td>
</tr>
<tr>
<td>Quality Factor</td>
<td>( Q )</td>
</tr>
<tr>
<td>Input Resistance</td>
<td>( R_{in} )</td>
</tr>
<tr>
<td>Load Resistance</td>
<td>( R_{ld} )</td>
</tr>
<tr>
<td>Intermediate Resistance</td>
<td>( R_i )</td>
</tr>
<tr>
<td>Quality Factor Right</td>
<td>( Q_R )</td>
</tr>
<tr>
<td>Quality Factor Left</td>
<td>( Q_L )</td>
</tr>
<tr>
<td>Capacitance Right</td>
<td>( C_R )</td>
</tr>
<tr>
<td>Capacitance Left</td>
<td>( C_L )</td>
</tr>
</tbody>
</table>

(22) \[ Q = \frac{F_c}{2\pi BW} \]

(23) \[ R_i = \left( \frac{\sqrt{R_{in}} + \sqrt{R_{ld}}}{Q} \right)^2 \]
Figure B.1. Matching network

\[ Q_R = \sqrt{\frac{R_{ld}}{R_i}} \]  

(24)

\[ Q_L = \sqrt{\frac{R_{in}}{R_i}} \]  

(25)

\[ C_L = \frac{Q_L}{2 \pi F_c R_{in}} \]  

(26)

\[ C_R = \frac{Q_R}{2 \pi F_c R_{ld}} \]  

(27)

\[ L = \frac{Q_i R_i}{2 \pi F_c} \]  

(28)
APPENDIX C

VERILOG CODE FOR COMPONENTS OF PHASE LOCKED LOOP

The blocks of the PLL were modeled in Verilog-ams for the top level fast simulation of the PLL using Analog-Mixed Signal (AMS) Simulator of the Cadence. The PFD and charge pump were modeled as in [51], shown in C.1. The code for divider is shown in C.2.

C.1. PHASE FREQUENCY DETECTOR AND CHARGE PUMP

```
'include "constants.vams"

'include "disciplines.vams"

module pfd_cp2(out, ref, fb);

output out;
electrical out;
input ref;
electrical ref;
input fb;
electrical fb;
parameter real iout=15u;
parameter real vh=1.8;
parameter real vl=0;
parameter real vth=(vh+vl)/2;
parameter integer dir=1 from [-1:1] exclude 0;
parameter real tt=in from (0:inf);
parameter real td=0 from [0:inf);
```
integer state;

analog begin
  @(cross(V(ref)-vth, dir))
    if (state > -1) state=state-1;
  @(cross(V(fb)-vth, dir))
    if (state <1) state=state+1;
  I(out)<+ transition(iout*state, td ,tt);

  if (V(out)> vh)
    I(out)<+ (V(out)-vh)/100;
  else if (V(out)< vl)
    I(out)<+ (V(out)-vl)/100;

  I(out)<+ V(out)/1T;
end
endmodule
% verilog HDL for functional simulation of Divider block

% N can be replaced by appropriate required division ratio.

module Divider_N (Clkin, Rst, Clkout);

input Clkin, Rst;

output reg Clkout;

integer counter;

initial

begin

    counter=N;

end

always@(posedge Clkin)

begin

    if(!Rst)

    begin

        counter=N;

        Clkout=0;

    end

else

    if(counter==0)

    begin

        counter=N;

    end

else

    begin

end
if(counter<(N/2))
  begin
  counter=counter-1;
  Clkout=1;
  end
else
  begin
  counter=counter-1;
  Clkout=0;
  end
end
endmodule
APPENDIX D

PSS and Pnoise Analysis of the VCO

Various parameters like the signal strength, the phase noise, and the gain (Kvco) of the VCO can be simulated using PSS and Pnoise analysis of the VCO [52]. The PSS and Pnoise setup for an independent VCO is shown in Figures D.1 and D.1, proper differential nets has to be chosen. Care has to taken as shown in Figures D.3 and D.4 to setup initial conditions for the oscillations to occur, and to save all the required nodes for the proper functioning of the simulator.

Figure D.1. Setup for PSS Analysis
**Figure D.2.** Setup for Pnoise Analysis

**Figure D.3.** Settings for VCO simulation
The window shown in Figure D.5 is obtained form Results → Direct plot → Main Form.

The outputs from the required PSS or Pnoise analysis can be chosen as shown in Figures D.5 and D.6.
Figure D.6. Pnoise simulation output window
Wireless Interface of the Device and Connection to Internet

E.1. MSP430G2553

#include <SPI.h>
#include <AIR430BoostFCC.h>
#include <Wire.h>

// -----------------------------------------------------------------
/* Defines, enumerations, and structure definitions */
/* sPacket - packet format. */
struct sPacket
{
    uint8_t message[59]; // Local node message [MAX. 59 bytes] 
};
// -----------------------------------------------------------------
/* Global data */
/* Data to write to radio TX FIFO (60 bytes MAX.)
struct sPacket txPacket;
// variable for for loop
int i,j;
// variable to read incoming data
char inChar;
// variable to store incoming data
String dataString;
// -----------------------------------------------------------------
// Main
void setup(){
    // The radio library uses the SPI library internally, this call initializes
    // SPI/CSn and GDO0 lines.
    // Also setup initial address, channel, and TX power.
    Radio.begin(0x01, CHANNEL_1, POWER_MAX);
    memset(txPacket.message, 0, sizeof(txPacket.message));
    // Setup serial for debug printing.
    Serial.begin(9600); }
void loop()
{
    delay(960);
    if(Serial.read()== '$')
    {
        for(i=0; i<8; i++)
        {
            delay(20);
            inChar = (char)Serial.read();
            dataString += inChar;
            Serial.write(inChar); }
        String json = json + " ";
        json = json+ dataString;
    int payloadLength = json.length()+1;
    json.toCharArray((char*)txPacket.message, payloadLength);
    Radio.transmit
        (ADDRESS_BROADCAST, (unsigned char*)&txPacket,sizeof(txPacket));
    dataString=""; }

101
E.2. CONNECTING TO INTERNET VIA WI-FI THROUGH CC3200

// Libraries
#include <SPI.h>
#include <WiFi.h>
#include <WiFiClient.h>
#include <AIR430BoostFCC.h>

// WiFi Client
WiFiClient client;
#define ADDRESS_LOCAL 0x01

/* sPacket - packet format. */
struct sPacket
{
    uint8_t from; // Local node address that message originated from
    uint8_t message[59]; // Local node message [MAX. 59 bytes]
};

// Your network name also called SSID
char ssid[] = "your network name";

// your network password
char password[] = "your nework password";

// your network key Index number (needed only for WEP)
int keyIndex = 0;

// Dweet parameters
char * server_name = "www.dweet.io";

#define thing_name "CapSensor"

// ---------------------------------------------------------------
/* Global data */
struct sPacket rxPacket;
// ---------------------------------------------------------------

void setup() {
    // Initialize serial communication
    Serial.begin(9600);
    // The radio library uses the SPI library internally,
    // this call initializes SPI/CSn and GDO0 lines.
    // Also setup initial address, channel, and TX power.
    Radio.begin(ADDRESS_LOCAL, CHANNEL_1, POWER_MAX);
    rxPacket.from = 0;
    memset(rxPacket.message, 0, sizeof(rxPacket.message));
    // attempt to connect to Wifi network:
    Serial.print("Attempting to connect to Network named: ");
    // print the network name (SSID);
    Serial.println(ssid);
    // Connect to WPA/WPA2 network.
    // Change this line if using open or WEP network:
    WiFi.begin(ssid, password);
    while (WiFi.status() != WL_CONNECTED) {
        // print dots while we wait to connect
Serial.print(".");
delay(300);
}
Serial.println("You’re connected to the network");
Serial.println("Waiting for an ip address");
while (WiFi.localIP() == INADDR_NONE) {
  // print dots while we wait for an ip address
  Serial.print(".");
delay(300);
}
void loop() {
  delay(1000);
  // Turn on the receiver and listen for incoming data.
  // Timeout after 1 seconds.
  // The receiverOn() method returns the number of bytes copied to rxData.
  if (Radio.receiverOn
      ((unsigned char*)&rxPacket, sizeof(rxPacket), 1000) > 0) {
    digitalWrite(RED_LED, HIGH);
    Serial.print("FROM:");
    Serial.print(rxPacket.from);
    Serial.print(" MSG:");
    Serial.println((char*)rxPacket.message);
    digitalWrite(RED_LED, LOW);  }
// Send data to server

if (client.connect(server_name, 80)) {
    Serial.println("Connected");
    Serial.print(F("Sending request... "));
    client.print(F("GET /dweet/for/"));
    client.print(thing_name);
    client.print(F("?CapSensor="));
    client.print(F(rxPacket.message));
    client.println(F(" HTTP/1.1"));
    client.println(F("Host: dweet.io"));
    client.println(F("Connection: close"));
    client.println(F(""));
    Serial.println(F("done.")); }

// Read answer
Serial.println(F("Reading answer..."));
while (client.connected()) {
    while (client.available()) {
        char c = client.read();
        Serial.print(c);
    }
}
Serial.println(F(""));

// Close connection
client.stop();
Serial.println(F("Closing connection"));
Serial.println(F("")); }